Sciweavers

4 search results - page 1 / 1
» Native mode functional test generation for processors with a...
Sort
View
ITC
1998
IEEE
95views Hardware» more  ITC 1998»
13 years 9 months ago
Native mode functional test generation for processors with applications to self test and design validation
New methodologies based on functional testing and built-in self-test can narrow the gap between necessary solutions and existing techniques for processor validation and testing. W...
Jian Shen, Jacob A. Abraham
GLVLSI
2006
IEEE
95views VLSI» more  GLVLSI 2006»
13 years 11 months ago
Test generation using SAT-based bounded model checking for validation of pipelined processors
Functional verification is one of the major bottlenecks in microprocessor design. Simulation-based techniques are the most widely used form of processor verification. Efficient ...
Heon-Mo Koo, Prabhat Mishra
DAC
1997
ACM
13 years 9 months ago
Toward Formalizing a Validation Methodology Using Simulation Coverage
The biggest obstacle in the formal verification of large designs is their very large state spaces, which cannot be handled even by techniques such as implicit state space travers...
Aarti Gupta, Sharad Malik, Pranav Ashar
PPPJ
2006
ACM
13 years 11 months ago
The Project Maxwell assembler system
The JavaTM programming language is primarily used for platform-independent programming. Yet it also offers many productivity, maintainability and performance benefits for platfo...
Bernd Mathiske, Douglas N. Simon, Dave Ungar