Sciweavers

235 search results - page 2 / 47
» On the Inertia of the Asynchronous Circuits
Sort
View
ASYNC
2006
IEEE
71views Hardware» more  ASYNC 2006»
13 years 11 months ago
Self-Healing Asynchronous Arrays
This paper presents a systematic method for designing of a self-healing asynchronous array in the presence of errors. By adding spare resources in one of three different ways and ...
Song Peng, Rajit Manohar
DATE
2004
IEEE
139views Hardware» more  DATE 2004»
13 years 9 months ago
From Synchronous to Asynchronous: An Automatic Approach
This paper presents a methodology to derive asynchronous circuits from optimized synchronous circuits by replacing the clock distribution tree by a handshaking network. A case stu...
Jordi Cortadella, Alex Kondratyev, Luciano Lavagno...
VLSID
2005
IEEE
87views VLSI» more  VLSID 2005»
14 years 5 months ago
Synthesis of Asynchronous Circuits Using Early Data Validity
Interest in asynchronous circuit design is increasing due to its promise of efficient designs. The quiescent nature of asynchronous circuits allows them to remain in a stable stat...
Nitin Gupta, Doug A. Edwards
ASYNC
2005
IEEE
174views Hardware» more  ASYNC 2005»
13 years 11 months ago
Delay Insensitive Encoding and Power Analysis: A Balancing Act
Unprotected cryptographic hardware is vulnerable to a side-channel attack known as Differential Power Analysis (DPA). This attack exploits data-dependent power consumption of a co...
Konrad J. Kulikowski, Ming Su, Alexander B. Smirno...
VLSID
1995
IEEE
97views VLSI» more  VLSID 1995»
13 years 9 months ago
Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability
In this paper, we present methods for synthesizing multi-level asynchronous circuits to be both hazard-free
Steven M. Nowick, Niraj K. Jha, Fu-Chiung Cheng