Sciweavers

5942 search results - page 2 / 1189
» On the Processing of Decimated Signals
Sort
View
ISCAS
2006
IEEE
93views Hardware» more  ISCAS 2006»
13 years 11 months ago
Phase-tracking loop based on delta-sigma oversampling architecture
Abstract— This paper presents a new oversampling architecture for implementing phase-tracking loop that is commonly utilized for position sensors such that synchro, resolver, and...
Yuichiro Orino, Minoru Kuribayashi Kurosawa, Takas...
ARITH
2003
IEEE
13 years 11 months ago
Decimal Floating-Point: Algorism for Computers
Decimal arithmetic is the norm in human calculations, and human-centric applications must use a decimal floating-point arithmetic to achieve the same results. Initial benchmarks i...
Michael F. Cowlishaw
ICASSP
2008
IEEE
14 years 6 days ago
Robust watermarking of 3D skinning mesh animations
This paper presents a novel robust watermarking algorithm for 3D skinning mesh animations by embedding the watermark in skin weights in addition to key frames. This method can be ...
Rakhi Motwani, Ameya Ambardekar, Mukesh Motwani, F...
GRAPHICSINTERFACE
2003
13 years 7 months ago
A Stream Algorithm for the Decimation of Massive Meshes
We present an out-of-core mesh decimation algorithm that is able to handle input and output meshes of arbitrary size. The algorithm reads the input from a data stream in a single ...
Jianhua Wu, Leif Kobbelt
ICCD
2004
IEEE
154views Hardware» more  ICCD 2004»
14 years 2 months ago
A High-Frequency Decimal Multiplier
Decimal arithmetic is regaining popularity in the computing community due to the growing importance of commercial, financial, and Internet-based applications, which process decima...
Robert D. Kenney, Michael J. Schulte, Mark A. Erle