Sciweavers

6 search results - page 1 / 2
» On the high-throughput implementation of RIPEMD-160 hash alg...
Sort
View
ASAP
2008
IEEE
135views Hardware» more  ASAP 2008»
13 years 11 months ago
On the high-throughput implementation of RIPEMD-160 hash algorithm
Miroslav Knezevic, Kazuo Sakiyama, Yong Ki Lee, In...
ITRE
2005
IEEE
13 years 10 months ago
Securing RSVP and RSVP-TE signaling protocols and their performance study
RSVP and RSVP-TE are signaling protocols used to set up paths and/or support Quality of Service (QoS) requirements in IP and MPLS-based networks, respectively. This paper analyzes...
Jin Zhi, Chung-Horng Lung, Xia Xu, Anand Srinivasa...
ITCC
2005
IEEE
13 years 10 months ago
ASIC Implementation of a Unified Hardware Architecture for Non-Key Based Cryptographic Hash Primitives
Hash algorithms are a class of cryptographic primitives used for fulfilling the requirements of integrity and authentication in cryptography. In this paper, we propose and present...
T. S. Ganesh, T. S. B. Sudarshan
INTEGRATION
2007
98views more  INTEGRATION 2007»
13 years 5 months ago
Hashchip: A shared-resource multi-hash function processor architecture on FPGA
The ubiquitous presence of mobile devices and the demand for better performance and efficiency have motivated research into embedded implementations of cryptography algorithms. I...
T. S. Ganesh, Michael T. Frederick, T. S. B. Sudar...
WISA
2007
Springer
13 years 11 months ago
Iteration Bound Analysis and Throughput Optimum Architecture of SHA-256 (384, 512) for Hardware Implementations
Abstract. The hash algorithm forms the basis of many popular cryptographic protocols and it is therefore important to find throughput optimal implementations. Though there have be...
Yong Ki Lee, Herwin Chan, Ingrid Verbauwhede