Sciweavers

69 search results - page 4 / 14
» Operation and data mapping for CGRAs with multi-bank memory
Sort
View
WOMPAT
2001
Springer
13 years 10 months ago
CableS : Thread Control and Memory System Extensions for Shared Virtual Memory Clusters
Clusters of high-end workstations and PCs are currently used in many application domains to perform large-scale computations or as scalable servers for I/O bound tasks. Although cl...
Peter Jamieson, Angelos Bilas
ASAP
1997
IEEE
144views Hardware» more  ASAP 1997»
13 years 10 months ago
Automatic data mapping of signal processing applications
This paper presents a technique to map automatically a complete digital signal processing (DSP) application onto a parallel machine with distributed memory. Unlike other applicati...
Corinne Ancourt, Denis Barthou, Christophe Guettie...
SERP
2008
13 years 7 months ago
Mapping Data-Flow Dependencies onto Distributed Embedded Systems
Model-driven development (MDD) is an emerging paradigm and has become state-of-the-art for embedded systems software design. In the overall design process, several steps have to be...
Stefan Kugele, Wolfgang Haberl
HPCC
2007
Springer
14 years 14 days ago
Journal Remap-Based FTL for Journaling File System with Flash Memory
Abstract. Constructing flash memory based storage, FTL (Flash Translation Layer) manages mapping between logical address and physical address. Since FTL writes every data to new r...
Seung Ho Lim, Hyun-Jin Choi, Kyu Ho Park
ARC
2010
Springer
167views Hardware» more  ARC 2010»
13 years 9 months ago
Systolic Algorithm Mapping for Coarse Grained Reconfigurable Array Architectures
Coarse Grained Reconfigurable Array (CGRA) architectures give high throughput and data reuse for regular algorithms while providing flexibility to execute multiple algorithms on th...
Kunjan Patel, Chris J. Bleakley