Sciweavers

26 search results - page 1 / 6
» Parallelization in Co-Compilation for Configurable Accelerat...
Sort
View
ASPDAC
1998
ACM
86views Hardware» more  ASPDAC 1998»
13 years 9 months ago
Parallelization in Co-Compilation for Configurable Accelerators
— The paper introduces a novel co-compiler and its “vertical” parallelization method, including a general model for co-operating host/accelerator platforms and a new parallel...
Jürgen Becker, Reiner W. Hartenstein, Michael...
IPPS
2005
IEEE
13 years 10 months ago
Analysis of Hardware Acceleration in Reconfigurable Embedded Systems
Embedded designers now have the capability of offloading software routines into custom applicationspecific hardware blocks. This paper evaluates a domain-specific design system fo...
Matthew Ouellette, Daniel A. Connors
ARC
2009
Springer
175views Hardware» more  ARC 2009»
13 years 11 months ago
A Hardware Accelerated Simulation Environment for Spiking Neural Networks
Spiking Neural Networks (SNNs) model the biological functions of the human brain enabling neuro/computer scientists to investigate how arrays of neurons can be used to solve comput...
Brendan P. Glackin, Jim Harkin, T. Martin McGinnit...
ISCAS
2002
IEEE
111views Hardware» more  ISCAS 2002»
13 years 9 months ago
CASCADE - configurable and scalable DSP environment
As the complexity of embedded systems grows rapidly, it is common to accelerate critical tasks with hardware. Designers usually use off-the-shelf components or licensed IP cores t...
Tay-Jyi Lin, Chein-Wei Jen
ROBIO
2006
IEEE
110views Robotics» more  ROBIO 2006»
13 years 11 months ago
Demand-Driven Development of Parallel Robots with Adaptronic Components by a Modular System
Abstract - Parallel robots provide high stiffness, accelerations and accuracy. They are relatively complex products that are specialized to a specific problem. Normally a new robot...
Carsten Stechert, Nenad Pavlovic, Hans-Joachim Fra...