Sciweavers

192 search results - page 1 / 39
» Parallelizing Image Feature Extraction on Coarse-Grain Machi...
Sort
View
PAMI
1998
81views more  PAMI 1998»
13 years 4 months ago
Parallelizing Image Feature Extraction on Coarse-Grain Machines
Yongwha Chung, Viktor K. Prasanna
MICRO
2007
IEEE
164views Hardware» more  MICRO 2007»
13 years 11 months ago
A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs
The emergence of multicore processors has heightened the need for effective parallel programming practices. In addition to writing new parallel programs, the next generation of pr...
William Thies, Vikram Chandrasekhar, Saman P. Amar...
FCCM
2002
IEEE
171views VLSI» more  FCCM 2002»
13 years 9 months ago
Coarse-Grain Pipelining on Multiple FPGA Architectures
Reconfigurable systems, and in particular, FPGA-based custom computing machines, offer a unique opportunity to define application-specific architectures. These architectures offer...
Heidi E. Ziegler, Byoungro So, Mary W. Hall, Pedro...
CICLING
2011
Springer
12 years 8 months ago
Temporal Analysis of Sentiment Events - A Visual Realization and Tracking
In recent years, extraction of temporal relations for events that express sentiments has drawn great attention of the Natural Language Processing (NLP) research communities. In thi...
Dipankar Das, Anup Kumar Kolya, Asif Ekbal, Sivaji...
ICCAD
2006
IEEE
131views Hardware» more  ICCAD 2006»
14 years 1 months ago
High-level synthesis challenges and solutions for a dynamically reconfigurable processor
A dynamically reconfigurable processor (DRP) is designed to achieve high area efficiency by switching reconfigurable data paths dynamically. Our DRP architecture has a stand alone...
Takao Toi, Noritsugu Nakamura, Yoshinosuke Kato, T...