Sciweavers

7 search results - page 1 / 2
» Pareto-Optimal Hardware for Substitution Boxes
Sort
View
ITCC
2005
IEEE
13 years 10 months ago
Pareto-Optimal Hardware for Substitution Boxes
: In this paper, we propose a methodology based on genetic programming to automatically generate hardware designs of substitution boxes necessary for many cryptosystems such as DES...
Nadia Nedjah, Luiza de Macedo Mourelle
SCN
2008
Springer
13 years 4 months ago
Using Normal Bases for Compact Hardware Implementations of the AES S-Box
Abstract. The substitution box (S-box) of the Advanced Encryption Standard (AES) is based on the multiplicative inversion s(x) = x-1 in GF(256) and followed by an affine transforma...
Svetla Nikova, Vincent Rijmen, Martin Schläff...
GLOBECOM
2009
IEEE
13 years 2 months ago
Implementation and Benchmarking of Hardware Accelerators for Ciphering in LTE Terminals
Abstract--In this paper we investigate hardware implementations of ciphering algorithms, SNOW 3G and the Advanced Encryption Standard (AES), for the acceleration of the protocol st...
Sebastian Hessel, David Szczesny, Nils Lohmann, At...
AFRICACRYPT
2008
Springer
13 years 11 months ago
Implementation of the AES-128 on Virtex-5 FPGAs
Abstract. This paper presents an updated implementation of the Advanced Encryption Standard (AES) on the recent Xilinx Virtex-5 FPGAs. We show how a modified slice structure in th...
Philippe Bulens, François-Xavier Standaert,...
VLSISP
2008
145views more  VLSISP 2008»
13 years 4 months ago
Area, Delay, and Power Characteristics of Standard-Cell Implementations of the AES S-Box
Cryptographic substitution boxes (S-boxes) are an integral part of modern block ciphers like the Advanced Encryption Standard (AES). There exists a rich literature devoted to the ...
Stefan Tillich, Martin Feldhofer, Thomas Popp, Joh...