Sciweavers

125 search results - page 23 / 25
» Per-Thread Cycle Accounting
Sort
View
ISCAS
2006
IEEE
112views Hardware» more  ISCAS 2006»
13 years 11 months ago
Silicon neurons that inhibit to synchronize
Abstract—We present a silicon neuron that uses shunting inhibition (conductance-based) with a synaptic rise-time to achieve synchrony. Synaptic rise-time promotes synchrony by de...
John V. Arthur, Kwabena Boahen
ISCC
2006
IEEE
13 years 11 months ago
Characterizing Address Use Structure and Stability of Origin Advertisement in Inter-domain Routing
— The stability and robustness of BGP remains one of the most critical elements in sustaining today’s Internet. In this paper, we study the structure and stability of origin ad...
Sophie Y. Qiu, Patrick Drew McDaniel, Fabian Monro...
ISLPED
2005
ACM
86views Hardware» more  ISLPED 2005»
13 years 11 months ago
An evaluation of code and data optimizations in the context of disk power reduction
Disk power management is becoming increasingly important in high-end server and cluster type of environments that execute dataintensive applications. While hardware-only approache...
Mahmut T. Kandemir, Seung Woo Son, Guangyu Chen
CODES
2009
IEEE
13 years 10 months ago
MinDeg: a performance-guided replacement policy for run-time reconfigurable accelerators
Reconfigurable Processors utilize a reconfigurable fabric (to implement application-specific accelerators) and may perform runtime reconfigurations to exchange the set of deployed...
Lars Bauer, Muhammad Shafique, Jörg Henkel
FSE
1997
Springer
131views Cryptology» more  FSE 1997»
13 years 10 months ago
Fast Software Encryption: Designing Encryption Algorithms for Optimal Software Speed on the Intel Pentium Processor
Most encryption algorithms are designed without regard to their performance on top-of-the-line microprocessors. This paper discusses general optimization principles algorithms desi...
Bruce Schneier, Doug Whiting