Sciweavers

70 search results - page 12 / 14
» Performance-Driven Interconnect Global Routing
Sort
View
ISCA
2005
IEEE
101views Hardware» more  ISCA 2005»
13 years 12 months ago
Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks
Minimizing latency and maximizing throughput are important goals in the design of routing algorithms for interconnection networks. Ideally, we would like a routing algorithm to (a...
Daeho Seo, Akif Ali, Won-Taek Lim, Nauman Rafique,...
ISPD
2000
ACM
97views Hardware» more  ISPD 2000»
13 years 10 months ago
Routability-driven repeater block planning for interconnect-centric floorplanning
In this paper we present a repeater block planning algorithm for interconnect-centric floorplanning. We introduce the concept of independent feasible regions for repeaters and der...
Probir Sarkar, Vivek Sundararaman, Cheng-Kok Koh
ISLPED
2005
ACM
103views Hardware» more  ISLPED 2005»
13 years 12 months ago
A technique for low energy mapping and routing in network-on-chip architectures
Network-on-chip (NoC) has been proposed as a solution for the global communication challenges of System-on-chip (SoC) design in the nanoscale technologies. NoC design with mesh ba...
Krishnan Srinivasan, Karam S. Chatha
EUSAI
2003
Springer
13 years 11 months ago
Real Time Application Support in an Ambient Network Using Intelligent Mobile Robots
In this paper, we present an intelligent and controllable ad hoc network using mobile robot routers in heterogeneous mobile environments. The goal of the mobile robots is to ensur...
Rabah Meraihi, Gwendal Le Grand, Samir Tohmé...
ISPD
2005
ACM
205views Hardware» more  ISPD 2005»
13 years 12 months ago
Coupling aware timing optimization and antenna avoidance in layer assignment
The sustained progress of VLSI technology has altered the landscape of routing which is a major physical design stage. For timing driven routings, traditional approaches which con...
Di Wu, Jiang Hu, Rabi N. Mahapatra