Sciweavers

53 search results - page 1 / 11
» Probabilistic gate-level power estimation using a novel wave...
Sort
View
GLVLSI
2007
IEEE
111views VLSI» more  GLVLSI 2007»
13 years 11 months ago
Probabilistic gate-level power estimation using a novel waveform set method
A probabilistic power estimation technique for combinational circuits is presented. A novel set of simple waveforms is the kernel of this technique. The transition density of each...
Saeeid Tahmasbi Oskuii, Per Gunnar Kjeldsberg, Ein...
TCAD
1998
127views more  TCAD 1998»
13 years 4 months ago
Gate-level power estimation using tagged probabilistic simulation
In this paper, we present a probabilistic simulation technique to estimate the power consumption of a cmos circuit under a general delay model. This technique is based on the noti...
Chih-Shun Ding, Chi-Ying Tsui, Massoud Pedram
ISPD
1998
ACM
91views Hardware» more  ISPD 1998»
13 years 9 months ago
Estimation of maximum current envelope for power bus analysis and design
In this paper we present an input pattern independent method to compute the maximum current envelope, which is an upper bound over all possible current waveforms drawn by a circui...
Sudhakar Bobba, Ibrahim N. Hajj
ICASSP
2011
IEEE
12 years 8 months ago
Joint modeling of observed inter-arrival times and waveform data with multiple hidden states for neural spike-sorting
We present a novel, maximum likelihood framework for automatic spike-sorting based on a joint statistical model of action potential waveform shape and inter-spike interval duratio...
Brett Matthews, Mark Clements
ICCAD
2003
IEEE
175views Hardware» more  ICCAD 2003»
14 years 1 months ago
Path Delay Estimation using Power Supply Transient Signals: A Comparative Study using Fourier and Wavelet Analysis
Transient Signal Analysis (TSA) is a parametric device testing technique based on the analysis of dynamic (transient) current (iDDT) drawn by the core logic from the power supply ...
Abhishek Singh, Jitin Tharian, Jim Plusquellic