Sciweavers

57 search results - page 3 / 12
» Reconfigurable Architecture for Network Flow Analysis
Sort
View
DATE
2009
IEEE
89views Hardware» more  DATE 2009»
14 years 6 days ago
Exploiting clock skew scheduling for FPGA
- Clock skew scheduling (CSS) is an effective technique to optimize clock period of sequential designs. However, these techniques are not effective in the presence of certain desig...
Sungmin Bae, Prasanth Mangalagiri, Narayanan Vijay...

Publication
266views
12 years 10 months ago
NeuFlow: A Runtime Reconfigurable Dataflow Processor for Vision
In this paper we present a scalable dataflow hard- ware architecture optimized for the computation of general- purpose vision algorithms—neuFlow—and a dataflow compiler—luaFl...
C. Farabet, B. Martini, B. Corda, P. Akselrod, E. ...
IPPS
2006
IEEE
13 years 11 months ago
Analysis of a reconfigurable network processor
In this paper an analysis of a dynamically reconfigurable processor is presented. The network processor incorporates a processor and a number of coprocessors that can be connected...
Christopher Kachris, Stamatis Vassiliadis
CN
1999
154views more  CN 1999»
13 years 5 months ago
Architectural Considerations in the Design of WDM-Based Optical Access Networks
We describe a WDM-based optical access network architecture for providing broadband Internet services. The architecture uses a passive collection and distribution network and a co...
Eytan Modiano, Richard A. Barry
IWIA
2005
IEEE
13 years 11 months ago
A General Cooperative Intrusion Detection Architecture for MANETs
1 Intrusion detection in MANETs is challenging because these networks change their topologies dynamically; lack concentration points where aggregated traffic can be analyzed; utili...
Daniel F. Sterne, Poornima Balasubramanyam, David ...