Sciweavers

156 search results - page 31 / 32
» Reconfigurable Architectures and Instruction Sets: Programma...
Sort
View
SCOPES
2005
Springer
13 years 10 months ago
Language Support for Interoperable Messaging in Sensor Networks
Development of network communication in a homogeneous sensor network environment is straightforward as the nodes can share message layouts simply by letting the compiler lay out m...
Kevin Chang, David Gay
DSN
2005
IEEE
13 years 11 months ago
Checking Array Bound Violation Using Segmentation Hardware
The ability to check memory references against their associated array/buffer bounds helps programmers to detect programming errors involving address overruns early on and thus avo...
Lap-Chung Lam, Tzi-cker Chiueh
MICRO
2009
IEEE
132views Hardware» more  MICRO 2009»
13 years 12 months ago
Finding concurrency bugs with context-aware communication graphs
Incorrect thread synchronization often leads to concurrency bugs that manifest nondeterministically and are difficult to detect and fix. Past work on detecting concurrency bugs ...
Brandon Lucia, Luis Ceze
CGO
2003
IEEE
13 years 10 months ago
Addressing Mode Selection
Many processor architectures provide a set of addressing modes in their address generation units. For example DSPs (digital signal processors) have powerful addressing modes for e...
Erik Eckstein, Bernhard Scholz
CODES
2009
IEEE
14 years 2 days ago
Using binary translation in event driven simulation for fast and flexible MPSoC simulation
In this paper, we investigate the use of instruction set simulators (ISS) based on binary translation to accelerate full timed multiprocessor system simulation at transaction leve...
Marius Gligor, Nicolas Fournel, Frédé...