26 search results - page 6 / 6 » Reconfigurable synchronized dataflow processor |
PPL
2008
13 years 5 months ago
2008
This paper presents the FPGA implementation of the prototype for the Data-Driven Chip-Multiprocessor (D2-CMP). In particular, we study the implementation of a Thread Synchronizati...