Sciweavers

9 search results - page 2 / 2
» Reducing pin and area overhead in fault-tolerant FPGA-based ...
Sort
View
DATE
2010
IEEE
161views Hardware» more  DATE 2010»
13 years 10 months ago
Aging-resilient design of pipelined architectures using novel detection and correction circuits
—Time-dependent performance degradation due to transistor aging caused by mechanisms such as Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) is one o...
Hamed F. Dadgour, Kaustav Banerjee
CASES
2006
ACM
13 years 11 months ago
Mitigating soft error failures for multimedia applications by selective data protection
With advances in process technology, soft errors (SE) are becoming an increasingly critical design concern. Due to their large area and high density, caches are worst hit by soft ...
Kyoungwoo Lee, Aviral Shrivastava, Ilya Issenin, N...
ISQED
2010
IEEE
121views Hardware» more  ISQED 2010»
13 years 10 months ago
A novel two-dimensional scan-control scheme for test-cost reduction
— This paper proposes a two-dimensional scan shift control concept for multiple scan chain design. Multiple scan chain test scheme provides very low scan power by skipping many l...
Chia-Yi Lin, Hung-Ming Chen
VTC
2010
IEEE
173views Communications» more  VTC 2010»
13 years 3 months ago
Streetcast: An Urban Broadcast Protocol for Vehicular Ad-Hoc Networks
—Vehicular Ad-hoc NETworks (VANETs) adopting Dedicated Short-Range Communications (DSRCs) have emerged as a preferred choice of network design for the Intelligent Transportation ...
Chih-Wei Yi, Yi-Ta Chuang, Hou-Heng Yeh, Yu-Chee T...