ISQED   2010 International Symposium on Quality Electronic Design
Wall of Fame | Most Viewed ISQED-2010 Paper
227views Hardware» more  ISQED 2010»
11 years 1 months ago
Post-synthesis sleep transistor insertion for leakage power optimization in clock tree networks
Leakage power has grown significantly and is a major challenge in SoC design. Among SoC's components, clock distribution network power accounts for a large portion of chip po...
Houman Homayoun, Shahin Golshan, Eli Bozorgzadeh, ...
Disclaimer and Copyright Notice
Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.
1Download preprint from source227
2Download preprint from source194
3Download preprint from source177
4Download preprint from source176
5Download preprint from source170
6Download preprint from source161
7Download preprint from source156
8Download preprint from source151
9Download preprint from source141
10Download preprint from source137
11Download preprint from source137
12Download preprint from source135
13Download preprint from source133
14Download preprint from source128
15Download preprint from source128
16Download preprint from source127
17Download preprint from source126
18Download preprint from source123
19Download preprint from source121
20Download preprint from source120
21Download preprint from source117
22Download preprint from source114
23Download preprint from source105
24Download preprint from source103