Sciweavers

44 search results - page 1 / 9
» Reliable performance analysis of a multicore multithreaded s...
Sort
View
CODES
2008
IEEE
13 years 11 months ago
Reliable performance analysis of a multicore multithreaded system-on-chip
Simon Schliecker, Mircea Negrean, Gabriela Nicoles...
IPPS
2009
IEEE
13 years 11 months ago
An analysis of the impact of multi-threading on communication performance
Although processors become massively multicore and therefore new programming models mix message passing and multi-threading, the effects of threads on communication libraries rema...
François Trahay, Elisabeth Brunet, Alexandr...
CODES
2009
IEEE
13 years 9 months ago
Native MPSoC co-simulation environment for software performance estimation
Performance estimation of Multi-Processor System-On-Chip (MPa high abstraction level is required in order to perform early architecture exploration and accurate design validations...
Patrice Gerin, Mian Muhammad Hamayun, Fréd&...
PDP
2011
IEEE
12 years 8 months ago
Quantifying Thread Vulnerability for Multicore Architectures
Abstract—Continuously reducing transistor sizes and aggressive low power operating modes employed by modern architectures tend to increase transient error rates. Concurrently, mu...
Isil Oz, Haluk Rahmi Topcuoglu, Mahmut T. Kandemir...
DAC
2006
ACM
13 years 6 months ago
A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip
With the growing complexity in consumer embedded products and the improvements in process technology, Multi-Processor SystemOn-Chip (MPSoC) architectures have become widespread. T...
David Atienza, Pablo Garcia Del Valle, Giacomo Pac...