Sciweavers

2 search results - page 1 / 1
» Retargetable generation of TLM bus interfaces for MP-SoC pla...
Sort
View
CODES
2005
IEEE
13 years 10 months ago
Retargetable generation of TLM bus interfaces for MP-SoC platforms
In order to meet flexibility, performance and energy efficiency constraints, future SoC (System-on-Chip) designs will contain an increasing number of heterogeneous processor cor...
Andreas Wieferink, Rainer Leupers, Gerd Ascheid, H...
DATE
2003
IEEE
117views Hardware» more  DATE 2003»
13 years 10 months ago
Exploring SW Performance Using SoC Transaction-Level Modeling
This paper presents VISTA, a new methodology and tool dedicated to analyse system level performance by executing full-scale SW application code on a transaction-level model of the...
Imed Moussa, Thierry Grellier, Giang Nguyen