Sciweavers

58 search results - page 12 / 12
» Routing in a New 2-Dimensional FPGA FPIC Routing Architectur...
Sort
View
DATE
2008
IEEE
76views Hardware» more  DATE 2008»
13 years 11 months ago
Front End Device for Content Networking
The bandwidth and speed of network connections are continually increasing. The speed increase in network technology is set to soon outpace the speed increase in CMOS technology. T...
Jeremy Buboltz, Taskin Koçak
FPGA
2000
ACM
119views FPGA» more  FPGA 2000»
13 years 8 months ago
Timing-driven placement for FPGAs
In this paper we introduce a new Simulated Annealingbased timing-driven placement algorithm for FPGAs. This paper has three main contributions. First, our algorithm employs a nove...
Alexander Marquardt, Vaughn Betz, Jonathan Rose
TVLSI
2010
12 years 11 months ago
Enhancing the Area Efficiency of FPGAs With Hard Circuits Using Shadow Clusters
There is a dramatic logic density gap between FPGAs and ASICs, and this gap is the main reason FPGAs are not cost-effective in high volume applications. Modern FPGAs narrow this ga...
Peter A. Jamieson, Jonathan Rose