Sciweavers

20 search results - page 4 / 4
» SEU Mitigation Techniques for Microprocessor Control Logic
Sort
View
DATE
2007
IEEE
80views Hardware» more  DATE 2007»
13 years 11 months ago
Engineering trust with semantic guardians
The ability to guarantee the functional correctness of digital integrated circuits and, in particular, complex microprocessors, is a key task in the production of secure and trust...
Ilya Wagner, Valeria Bertacco
IWAN
2004
Springer
13 years 10 months ago
Distributed Instrusion Prevention in Active and Extensible Networks
The proliferation of computer viruses and Internet worms has had a major impact on the Internet Community. Cleanup and control of malicious software (malware) has become a key prob...
Todd S. Sproull, John W. Lockwood
IPPS
2006
IEEE
13 years 11 months ago
Analysis of checksum-based execution schemes for pipelined processors
The performance requirements for contemporary microprocessors are increasing as rapidly as their number of applications grows. By accelerating the clock, performance can be gained...
Bernhard Fechner
ISLPED
2004
ACM
110views Hardware» more  ISLPED 2004»
13 years 10 months ago
Reducing pipeline energy demands with local DVS and dynamic retiming
The quadratic relationship between voltage and energy has made dynamic voltage scaling (DVS) one of the most powerful techniques to reduce system power demands. Recently, techniqu...
Seokwoo Lee, Shidhartha Das, Toan Pham, Todd M. Au...
ISPASS
2009
IEEE
13 years 11 months ago
GARNET: A detailed on-chip network model inside a full-system simulator
Until very recently, microprocessor designs were computation-centric. On-chip communication was frequently ignored. This was because of fast, single-cycle on-chip communication. T...
Niket Agarwal, Tushar Krishna, Li-Shiuan Peh, Nira...