Sciweavers

30 search results - page 2 / 6
» Satisfiability-Based Detailed FPGA Routing
Sort
View
FPL
2001
Springer
107views Hardware» more  FPL 2001»
13 years 9 months ago
Gambit: A Tool for the Simultaneous Placement and Detailed Routing of Gate-Arrays
In this paper we present a new method of integrating the placement and routing stages in the physical design of channel-based architectures, and present the first implementation o...
John Karro, James P. Cohoon
ICCAD
2004
IEEE
260views Hardware» more  ICCAD 2004»
14 years 2 months ago
On interactions between routing and detailed placement
The main goal of this paper is to develop deeper insights into viable placement-level optimization of routing. Two primary contributions are made. First, an experimental framework...
Devang Jariwala, John Lillis
FPGA
2000
ACM
177views FPGA» more  FPGA 2000»
13 years 9 months ago
Automatic generation of FPGA routing architectures from high-level descriptions
In this paper we present a "high-level" FPGA architecture description language which lets FPGA architects succinctly and quickly describe an FPGA routing architecture. W...
Vaughn Betz, Jonathan Rose
ICCAD
1994
IEEE
106views Hardware» more  ICCAD 1994»
13 years 9 months ago
On the NP-completeness of regular 2-D FPGA routing architectures and a novel solution
Several industrial FPGA routing architectures have been shown to have no efficient routing algorithms (unless P=NP) [3,4]. Here, we further investigate if the intractability of th...
Yu-Liang Wu, Douglas Chang
FPGA
2003
ACM
123views FPGA» more  FPGA 2003»
13 years 10 months ago
Wire type assignment for FPGA routing
The routing channels of an FPGA consist of wire segments of various types providing the tradeoff between performance and routability. In the routing architectures of recently dev...
Seokjin Lee, Hua Xiang, D. F. Wong, Richard Y. Sun