Sciweavers

2 search results - page 1 / 1
» Scalable Router Memory Architecture Based on Inter-leaved DR...
Sort
View
ICC
2007
IEEE
138views Communications» more  ICC 2007»
13 years 11 months ago
Scalable Router Memory Architecture Based on Inter-leaved DRAM: Analysis and Numerical Studies
1  Routers need buffers to store and forward packets, especially when there is network congestion. With current memory technology, neither the SRAM nor the DRAM alone is suitabl...
Feng Wang, Mounir Hamdi
CF
2004
ACM
13 years 10 months ago
A first glance at Kilo-instruction based multiprocessors
The ever increasing gap between processor and memory speed, sometimes referred to as the Memory Wall problem [42], has a very negative impact on performance. This mismatch will be...
Marco Galluzzi, Valentin Puente, Adrián Cri...