Sciweavers

3 search results - page 1 / 1
» Semi-Automatic Floating-Point Implementation of Special Func...
Sort
View
ASAP
2005
IEEE
142views Hardware» more  ASAP 2005»
13 years 10 months ago
Decimal Floating-Point Square Root Using Newton-Raphson Iteration
With continued reductions in feature size, additional functionality may be added to future microprocessors to boost the performance of important application domains. Due to growth...
Liang-Kai Wang, Michael J. Schulte
ASAP
2004
IEEE
140views Hardware» more  ASAP 2004»
13 years 8 months ago
Decimal Floating-Point Division Using Newton-Raphson Iteration
Decreasing feature sizes allow additional functionality to be added to future microprocessors to improve the performance of important application domains. As a result of rapid gro...
Liang-Kai Wang, Michael J. Schulte
MICRO
1998
IEEE
79views Hardware» more  MICRO 1998»
13 years 9 months ago
Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures
The inherent instruction-level parallelism (ILP) of current applications (specially those based on floating point computations) has driven hardware designers and compilers writers...
David López, Josep Llosa, Mateo Valero, Edu...