Sciweavers

4 search results - page 1 / 1
» Serial and Parallel FPGA-based Variable Block Size Motion Es...
Sort
View
VLSISP
2008
132views more  VLSISP 2008»
13 years 4 months ago
Serial and Parallel FPGA-based Variable Block Size Motion Estimation Processors
H.264/AVC is the latest video coding standard adopting variable block size motion estimation (VBS-ME), quarter-pixel accuracy, motion vector prediction and multi-reference frames f...
Brian M. H. Li, Philip Heng Wai Leong
ICIP
2007
IEEE
13 years 11 months ago
Software Pipelines Design for Variable Block-Size Motion Estimation with Large Search Range
This paper presents some techniques for efficient motion estimation (ME) implementation on fixed-point digital signal processor (DSP) for high resolution video coding. First, chal...
Zhigang Yang, Wen Gao, Yan Liu, Debin Zhao
EUROPAR
2009
Springer
13 years 2 months ago
Parallel Variable-Length Encoding on GPGPUs
Variable-Length Encoding (VLE) is a process of reducing input data size by replacing fixed-length data words with codewords of shorter length. As VLE is one of the main building bl...
Ana Balevic
ASAP
2003
IEEE
113views Hardware» more  ASAP 2003»
13 years 10 months ago
A VLSI Architecture for Advanced Video Coding Motion Estimation
With the advent of new video standards such as MPEG-4 part-10 and H.264/H.26L, demands for advanced video coding (AVC), particularly in area of variable block searching motion est...
Swee Yeow, John V. McCanny