Sciweavers

105 search results - page 1 / 21
» Simulation based architectural power estimation for PLA-base...
Sort
View
ISLPED
1996
ACM
81views Hardware» more  ISLPED 1996»
13 years 9 months ago
Simulation based architectural power estimation for PLA-based controllers
We present an architectural power simulation technique for PLA-based controllers. The contributions of this work are (1) a simple but ecient power characterization of PLAs; and (2...
Srinivas Katkoori, Ranga Vemuri
ISLPED
1995
ACM
116views Hardware» more  ISLPED 1995»
13 years 8 months ago
Activity-sensitive architectural power analysis for the control path
Prompted by demands for portability and low-cost packaging, the electronics industry has begun to view power consumption as a critical design criteria. As such there is a growing ...
Paul E. Landman, Jan M. Rabaey
DAC
1996
ACM
13 years 9 months ago
Power Estimation of Cell-Based CMOS Circuits
PPP is a Web-based simulation and synthesis environment for low-power design. In this paper we describe the gate-level simulation engine of PPP, that achieves accuracy always with...
Alessandro Bogliolo, Luca Benini, Bruno Ricc&ograv...
DAC
1997
ACM
13 years 9 months ago
Architectural Exploration Using Verilog-Based Power Estimation: A Case Study of the IDCT
We describe an architectural design space exploration methodology that minimizes the energy dissipation of digital circuits. The centerpiece of our methodology is a Verilog-based ...
Thucydides Xanthopoulos, Yoshifumi Yaoi, Anantha C...
TSP
2010
12 years 11 months ago
Energy efficient state estimation with wireless sensors through the use of predictive power control and coding
We study state estimation via wireless sensors over fading channels. Packet loss probabilities depend upon time-varying channel gains, packet lengths and transmission power levels ...
Daniel E. Quevedo, Anders Ahlén, Jan &Oslas...