Sciweavers

157 search results - page 2 / 32
» Sizing a pilot production line using simulation
Sort
View
ISPW
2007
IEEE
13 years 11 months ago
Project Delay Variability Simulation in Software Product Line Development
The possible variability of project delay is useful information to understand and mitigate the project delay risk. However, it is not sufficiently considered in the literature con...
Makoto Nonaka, Liming Zhu, Muhammad Ali Babar, Mar...
GLVLSI
2003
IEEE
157views VLSI» more  GLVLSI 2003»
13 years 10 months ago
Optimum wire sizing of RLC interconnect with repeaters
Repeaters are often used to drive high impedance interconnects. These lines have become highly inductive and can affect signal behavior. The line inductance should therefore be co...
Magdy A. El-Moursy, Eby G. Friedman
ISQED
2003
IEEE
109views Hardware» more  ISQED 2003»
13 years 10 months ago
Optimizing the Energy-Delay-Ringing Product in On-Chip CMOS Line Drivers
Abstract- This paper presents a detailed empirical study and analytical derivation of voltage wave-form and energy dissipation of global lines driven by CMOS drivers. It is shown t...
Soroush Abbaspour, Massoud Pedram, Payam Heydari
WSC
2008
13 years 7 months ago
Emergence of simulations for manufacturing line designs in Japanese automobile manufacturing plants
The aim of this research is to introduce the reader to a new perspective on the framework for designing a manufacturing line project in Japanese automobile manufacturing plants. A...
Minh Dang Nguyen, Soemon Takakuwa
PLDI
1995
ACM
13 years 8 months ago
Tile Size Selection Using Cache Organization and Data Layout
When dense matrix computations are too large to fit in cache, previous research proposes tiling to reduce or eliminate capacity misses. This paper presents a new algorithm for ch...
Stephanie Coleman, Kathryn S. McKinley