Sciweavers

217 search results - page 3 / 44
» System-Level Modeling and Verification: a Comprehensive Desi...
Sort
View
DATE
2009
IEEE
105views Hardware» more  DATE 2009»
14 years 3 days ago
UMTS MPSoC design evaluation using a system level design framework
Rapid design space exploration with accurate models is necessary to improve designer productivity at the electronic system level. We describe how to use a new event-based design f...
Douglas Densmore, Alena Simalatsar, Abhijit Davare...
DAC
2005
ACM
14 years 6 months ago
Simulation based deadlock analysis for system level designs
In the design of highly complex, heterogeneous, and concurrent systems, deadlock detection and resolution remains an important issue. In this paper, we systematically analyze the ...
Xi Chen, Abhijit Davare, Harry Hsieh, Alberto L. S...
ISSS
2002
IEEE
124views Hardware» more  ISSS 2002»
13 years 10 months ago
A New Performance Evaluation Approach for System Level Design Space Exploration
Application specific systems have potential for customization of design with a view to achieve a better costperformance-power trade-off. Such customization requires extensive de...
M. Balakrishnan, Anshul Kumar, C. P. Joshi
FDL
2004
IEEE
13 years 9 months ago
On Actors and Objects - OOP in System Level Design
The steadily increasing complexity of embedded systems requires comprehensive methodoloat support the design process from the highest possible abstraction level. In most of the cu...
Joachim K. Anlauf, Philipp A. Hartmann
DATE
2006
IEEE
100views Hardware» more  DATE 2006»
13 years 11 months ago
Heterogeneous behavioral hierarchy for system level designs
Enhancing productivity for designing complex embedded systems requires system level design methodology and language support for capturing complex design in high level models. For ...
Hiren D. Patel, Sandeep K. Shukla, Reinaldo A. Ber...