Sciweavers

816 search results - page 3 / 164
» System-Level Power Performance Analysis for Embedded Systems...
Sort
View
TVLSI
2010
12 years 12 months ago
Variation-Aware System-Level Power Analysis
Abstract-- The operational characteristics of integrated circuits based on nanoscale semiconductor technology are expected to be increasingly affected by variations in the manufact...
Saumya Chandra, Kanishka Lahiri, Anand Raghunathan...
SAMOS
2009
Springer
13 years 11 months ago
Visualization of Computer Architecture Simulation Data for System-Level Design Space Exploration
System-level computer architecture simulations create large volumes of simulation data to explore alternative architectural solutions. Interpreting and drawing conclusions from thi...
Toktam Taghavi, Mark Thompson, Andy D. Pimentel
AHS
2007
IEEE
251views Hardware» more  AHS 2007»
13 years 9 months ago
System Level Modelling of Reconfigurable FFT Architecture for System-on-Chip Design
In the system-on-chip (SoC) era, the growing number of functionalities included on a single chip requires the development of new design methodologies to keep the design complexity...
Ali Ahmadinia, Balal Ahmad, Tughrul Arslan
ICCAD
2010
IEEE
119views Hardware» more  ICCAD 2010»
13 years 3 months ago
Symbolic system level reliability analysis
Abstract--More and more embedded systems provide a multitude of services, implemented by a large number of networked hardware components. In early design phases, dimensioning such ...
Michael Glaß, Martin Lukasiewycz, Felix Reim...
DATE
2005
IEEE
90views Hardware» more  DATE 2005»
13 years 10 months ago
System Level Analysis of the Bluetooth Standard
The SystemC modules of the Link Manager Layer and Baseband Layer have been designed in this work at behavioral level to analyze the performances of the Bluetooth standard. In part...
Massimo Conti, Daniele Moretti