Sciweavers

    93 search results - page 3 / 19
    » System-level memory modeling for bus-based memory architectu...
    Sort
    View
    JSA
    2007
    162views more  JSA 2007»
    Exploration of distributed shared memory architectures for NoC-based multiprocessors
    13 years 5 months ago
    Exploration of distributed shared memory architectures for NoC-based multiprocessors
    Download  home.dei.polimi.it
    Multiprocessor system-on-chip (MP-SoC) platforms represent an emerging trend for embedded multimedia applications. To enable MP-SoC platforms, scalable communication-centric inter...
    Matteo Monchiero, Gianluca Palermo, Cristina Silva...
    claim paper
    Read More »
    3DIC
    2009
    IEEE
    146views Hardware» more  3DIC 2009»
    A routerless system level interconnection network for 3D integrated systems
    14 years 5 days ago
    A routerless system level interconnection network for 3D integrated systems
    Download  www.cs.pitt.edu
    - This paper describes a new architectural paradigm for fully connected, single-hop system level interconnection networks. The architecture is scalable enough to meet the needs of ...
    Kelli Ireland, Donald M. Chiarulli, Steven P. Levi...
    claim paper
    Read More »
    VLSID
    2007
    IEEE
    130views VLSI» more  VLSID 2007»
    Memory Architecture Exploration for Power-Efficient 2D-Discrete Wavelet Transform
    14 years 5 months ago
    Memory Architecture Exploration for Power-Efficient 2D-Discrete Wavelet Transform
    Download  www.cse.iitd.ernet.in
    The Discrete Wavelet Transform (DWT) forms the core of the JPEG2000 image compression algorithm. Since the JPEG2000 compression application is heavily data-intensive, the overall ...
    Rahul Jain, Preeti Ranjan Panda
    claim paper
    Read More »
    CODES
    2010
    IEEE
    163views Software Engineering» more  CODES 2010»
    Statistical approach in a system level methodology to deal with process variation
    13 years 3 months ago
    Statistical approach in a system level methodology to deal with process variation
    Download  artecs.dacya.ucm.es
    The impact of process variation in state of the art technology makes traditional (worst case) designs unnecessarily pessimistic, which translates to suboptimal designs in terms of...
    Concepción Sanz Pineda, Manuel Prieto, Jos&...
    claim paper
    Read More »
    DAC
    2011
    ACM
    149views Computer Architecture» more  DAC 2011»
    Litmus tests for comparing memory consistency models: how long do they need to be?
    12 years 5 months ago
    Litmus tests for comparing memory consistency models: how long do they need to be?
    Download  www.cis.upenn.edu
    Memory consistency litmus tests are small parallel programs that are designed to illustrate subtle differences between memory consistency models by exhibiting different outcomes...
    Sela Mador-Haim, Rajeev Alur, Milo M. K. Martin
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.