Sciweavers

3 search results - page 1 / 1
» Thwarting Cache Side-Channel Attacks Through Dynamic Softwar...
Sort
View
ACSAC
2006
IEEE
14 years 3 months ago
Covert and Side Channels Due to Processor Architecture
Information leakage through covert channels and side channels is becoming a serious problem, especially when these are enhanced by modern processor architecture features. We show ...
Zhenghong Wang, Ruby B. Lee
RECONFIG
2009
IEEE
118views VLSI» more  RECONFIG 2009»
14 years 4 months ago
Protecting the NOEKEON Cipher against SCARE Attacks in FPGAs by Using Dynamic Implementations
Abstract. Protecting an implementation against Side Channel Analysis for Reverse Engineering (SCARE) attacks is a great challenge and we address this challenge by presenting a fir...
Julien Bringer, Hervé Chabanne, Jean-Luc Da...
MICRO
2008
IEEE
159views Hardware» more  MICRO 2008»
14 years 3 months ago
A novel cache architecture with enhanced performance and security
—Caches ideally should have low miss rates and short access times, and should be power efficient at the same time. Such design goals are often contradictory in practice. Recent f...
Zhenghong Wang, Ruby B. Lee