Sciweavers

8 search results - page 1 / 2
» Using 3D integration technology to realize multi-context FPG...
Sort
View
FPL
2009
Springer
120views Hardware» more  FPL 2009»
13 years 9 months ago
Using 3D integration technology to realize multi-context FPGAs
This paper advocates the use of 3D integration technology to stack a DRAM on top of an FPGA. The DRAM will store future FPGA contexts. A configuration is read from the DRAM into a...
Alessandro Cevrero, Panagiotis Athanasopoulos, Had...
GLVLSI
2009
IEEE
189views VLSI» more  GLVLSI 2009»
13 years 11 months ago
High-performance, cost-effective heterogeneous 3D FPGA architectures
In this paper, we propose novel architectural and design techniques for three-dimensional field-programmable gate arrays (3D FPGAs) with Through-Silicon Vias (TSVs). We develop a...
Roto Le, Sherief Reda, R. Iris Bahar
IV
2005
IEEE
183views Visualization» more  IV 2005»
13 years 10 months ago
3D Information Visualization for Time Dependent Data on Maps
The visual analysis of time dependent data is an essential task in many application fields. However, visualizing large time dependent data collected within a spatial context is st...
Christian Tominski, Petra Schulze-Wollgast, Heidru...
ASPDAC
2007
ACM
164views Hardware» more  ASPDAC 2007»
13 years 8 months ago
Thermal-Aware 3D IC Placement Via Transformation
- 3D IC technologies can help to improve circuit performance and lower power consumption by reducing wirelength. Also, 3D IC technology can be used to realize heterogeneous system-...
Jason Cong, Guojie Luo, Jie Wei, Yan Zhang
3DIC
2009
IEEE
263views Hardware» more  3DIC 2009»
13 years 8 months ago
3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC)
Abstract— Networks-on-chip (NoC) is emerging as a key onchip communication architecture for multiprocessor systemson-chip (MPSoC). In traditional electronic NoCs, high bandwidth ...
Yaoyao Ye, Lian Duan, Jiang Xu, Jin Ouyang, Mo Kwa...