Sciweavers

162 search results - page 33 / 33
» Using Hardware Performance Monitors to Isolate Memory Bottle...
Sort
View
DFT
2006
IEEE
130views VLSI» more  DFT 2006»
13 years 11 months ago
Off-Chip Control Flow Checking of On-Chip Processor-Cache Instruction Stream
Control flow checking (CFC) is a well known concurrent checking technique for ensuring that a program’s instruction execution sequence follows permissible paths. Almost all CFC...
Federico Rota, Shantanu Dutt, Sahithi Krishna
PPOPP
2010
ACM
14 years 3 months ago
Is transactional programming actually easier?
Chip multi-processors (CMPs) have become ubiquitous, while tools that ease concurrent programming have not. The promise of increased performance for all applications through ever ...
Christopher J. Rossbach, Owen S. Hofmann, Emmett W...