Sciweavers

25 search results - page 2 / 5
» VLSI Layout of Benes Networks
Sort
View
TOG
2008
90views more  TOG 2008»
13 years 5 months ago
Interactive example-based urban layout synthesis
We present an interactive system for synthesizing urban layouts by example. Our method simultaneously performs both a structurebased synthesis and an image-based synthesis to gene...
Daniel G. Aliaga, Carlos A. Vanegas, Bedrich Benes
SPAA
2000
ACM
13 years 9 months ago
Compact, multilayer layout for butterfly fat-tree
Modern VLSI processing supports a two-dimensional surface for active devices along with multiple stacked layers of interconnect. With the advent of planarization, the number of la...
André DeHon
DAC
1991
ACM
13 years 8 months ago
REX - A VLSI Parasitic Extraction Tool for Electromigration and Signal Analysis
REX is a program that extracts parasitic resistance and capacitance values for nodes in VLSI layouts. REX also performs network serial and parallel simplifications. Two types of n...
Jerry P. Hwang
CGA
2008
13 years 5 months ago
Interactive Reconfiguration of Urban Layouts
The ability to create and edit a model of a large-scale city is necessary for a variety of applications such as web-based navigation (e.g., MapQuest, GoogleEarth), emergency respo...
Daniel G. Aliaga, Bedrich Benes, Carlos A. Vanegas...
ICCAD
2000
IEEE
73views Hardware» more  ICCAD 2000»
13 years 9 months ago
Simulation and Optimization of the Power Distribution Network in VLSI Circuits
In this paper, we present simulation techniques to estimate the worst-case voltage variation using a RC model for the power distribution network. Pattern independent maximum envel...
Geng Bai, Sudhakar Bobba, Ibrahim N. Hajj