Sciweavers

584 search results - page 2 / 117
» Verification-Aware Microprocessor Design
Sort
View
ASPDAC
2007
ACM
144views Hardware» more  ASPDAC 2007»
13 years 9 months ago
Design Methodology for 2.4GHz Dual-Core Microprocessor
This paper presents a design methodology that was applied to the design of a 2.4GHz dual-core SPARC64TM microprocessor with 90nm CMOS technology. It focuses on the newly adopted t...
Noriyuki Ito, Hiroaki Komatsu, Akira Kanuma, Akihi...
DAC
2004
ACM
13 years 9 months ago
An SoC design methodology using FPGAs and embedded microprocessors
In System on Chip (SoC) design, growing design complexity has esigners to start designs at higher abstraction levels. This paper proposes an SoC design methodology that makes full...
Nobuyuki Ohba, Kohji Takano
DT
2000
76views more  DT 2000»
13 years 5 months ago
Collection and Analysis of Microprocessor Design Errors
Research on practical design verification techniques has long been impeded by the lack of published and yet detailed error data. Over the last few years we have systematically coll...
David Van Campenhout, Trevor N. Mudge, John P. Hay...
DAC
1997
ACM
13 years 10 months ago
A C-Based RTL Design Verification Methodology for Complex Microprocessor
Cr, As the complexity of high-performance microprocessor increases, functional verification becomes more and more difficult and RTL simulation emerges as the bottleneck of the des...
Joon-Seo Yim, Yoon-Ho Hwang, Chang-Jae Park, Hoon ...
JUCS
2007
114views more  JUCS 2007»
13 years 5 months ago
Design and Implementation of the AMCC Self-Timed Microprocessor in FPGAs
: The development of processors with full custom technology has some disadvantages, such as the time used to design the processors and the cost of the implementation. In this artic...
Susana Ortega-Cisneros, Juan Jóse Raygoza-P...