Sciweavers

1508 search results - page 4 / 302
» Versatile Processor Design for Efficiency and High Performan...
Sort
View
PPOPP
2009
ACM
14 years 6 months ago
Efficient and scalable multiprocessor fair scheduling using distributed weighted round-robin
Fairness is an essential requirement of any operating system scheduler. Unfortunately, existing fair scheduling algorithms are either inaccurate or inefficient and non-scalable fo...
Tong Li, Dan P. Baumberger, Scott Hahn
CF
2005
ACM
13 years 7 months ago
An efficient wakeup design for energy reduction in high-performance superscalar processors
In modern superscalar processors, the complex instruction scheduler could form the critical path of the pipeline stages and limit the clock cycle time. In addition, complex schedu...
Kuo-Su Hsiao, Chung-Ho Chen
DSD
2009
IEEE
145views Hardware» more  DSD 2009»
14 years 16 days ago
High Performance Image Processing on a Massively Parallel Processor Array
Multicore and manycore processors are the new wave of computing, offering high performance by using large numbers of simple processors. In this paper, we describe the implementati...
Roberto R. Osorio, Cesar Diaz-Resco, Javier D. Bru...
HPCN
2000
Springer
13 years 9 months ago
A Versatile Support for Binding Native Code to Java
As Java is being considered an appropriate environment for high performance computing, we describe advanced techniques of highly expressive and efficient combining of Java with exi...
Marian Bubak, Dawid Kurzyniec, Piotr Luszczek
PACS
2000
Springer
99views Hardware» more  PACS 2000»
13 years 9 months ago
Dynamically Reconfiguring Processor Resources to Reduce Power Consumption in High-Performance Processors
Power dissipation is a major concern not only for portable systems, but also for high-performance systems. In the past, energy consumption and processor heating was reduced mainly...
Roberto Maro, Yu Bai, R. Iris Bahar