Sciweavers

65 search results - page 3 / 13
» Visualizing complex dynamics in many-core accelerator archit...
Sort
View
VIS
2006
IEEE
214views Visualization» more  VIS 2006»
14 years 7 months ago
Hub-based Simulation and Graphics Hardware Accelerated Visualization for Nanotechnology Applications
The Network for Computational Nanotechnology (NCN) has developed a science gateway at nanoHUB.org for nanotechnology education and research. Remote users can browse through online...
Wei Qiao, Michael McLennan, Rick Kennell, David...
IISWC
2008
IEEE
14 years 6 days ago
Accelerating multi-core processor design space evaluation using automatic multi-threaded workload synthesis
The design and evaluation of microprocessor architectures is a difficult and time-consuming task. Although small, handcoded microbenchmarks can be used to accelerate performance e...
Clay Hughes, Tao Li
CODES
2004
IEEE
13 years 9 months ago
A loop accelerator for low power embedded VLIW processors
The high transistor density afforded by modern VLSI processes have enabled the design of embedded processors that use clustered execution units to deliver high levels of performan...
Binu K. Mathew, Al Davis
ECWEB
2004
Springer
225views ECommerce» more  ECWEB 2004»
13 years 11 months ago
Accelerating Database Processing at e-Commerce Sites
Abstract. Most e-commerce Web sites dynamically generate their contents through a three-tier server architecture composed of a Web server, an application server, and a database ser...
Seunglak Choi, Jinwon Lee, Su Myeon Kim, Junehwa S...
MICRO
2010
IEEE
149views Hardware» more  MICRO 2010»
13 years 3 months ago
Improving SIMT Efficiency of Global Rendering Algorithms with Architectural Support for Dynamic Micro-Kernels
Wide Single Instruction, Multiple Thread (SIMT) architectures often require a static allocation of thread groups that are executed in lockstep throughout the entire application ker...
Michael Steffen, Joseph Zambreno