Sciweavers

60 search results - page 11 / 12
» eurodac 1994
Sort
View
EURODAC
1994
IEEE
120views VHDL» more  EURODAC 1994»
13 years 9 months ago
Planar-DME: improved planar zero-skew clock routing with minimum pathlength delay
Clock routing has become a critical issue in the layout design of high-performance systems. We show that the two passes bottom-up and top-down of the DME algorithm 2, 3, 4, 8 can ...
Chung-Wen Albert Tsao, Andrew B. Kahng
EURODAC
1994
IEEE
116views VHDL» more  EURODAC 1994»
13 years 9 months ago
A performance evaluator for parameterized ASIC architectures
System-levelpartitioning assigns functionalobjects such as tasks or code segments to system-level components such as o-the-shelf processors or application-speci c architectures in...
Jie Gong, Daniel D. Gajski, Alex Nicolau
EURODAC
1994
IEEE
118views VHDL» more  EURODAC 1994»
13 years 9 months ago
A new knowledge-based design manager assistant for CAD frameworks
In this paper we introduce a new knowledgebased method for planning and managing the VLSI design process, based on prediction and advice, that minimizes search in a wide design sp...
Félix Moreno, Juan M. Meneses
EURODAC
1994
IEEE
141views VHDL» more  EURODAC 1994»
13 years 9 months ago
Exact path sensitization in timing analysis
of a direct implementation of this criterion. This paper presents the first critical path finding tool based on the exact criterion. It offers therefore better results in compariso...
R. Peset Llopis
EURODAC
1994
IEEE
130views VHDL» more  EURODAC 1994»
13 years 9 months ago
RESIST: a recursive test pattern generation algorithm for path delay faults
This paper presents Resist, a recursive test pattern generation (TPG) algorithm for path delay fault testing of scan-based circuits. In contrast to other approaches, it exploits t...
Karl Fuchs, Michael Pabst, Torsten Rössel