Sciweavers

50 search results - page 2 / 10
» eurodac 1995
Sort
View
EURODAC
1995
IEEE
134views VHDL» more  EURODAC 1995»
13 years 8 months ago
Area efficient DSP datapath synthesis
Andrew A. Duncan, David C. Hendry
EURODAC
1995
IEEE
155views VHDL» more  EURODAC 1995»
13 years 8 months ago
Design and use of a system-level specification and verification methodology
M. M. Kamal Hashmi, Alistair C. Bruce
EURODAC
1995
IEEE
159views VHDL» more  EURODAC 1995»
13 years 8 months ago
Timing constraint specification and synthesis in behavioral VHDL
Petru Eles, Krzysztof Kuchcinski, Zebo Peng, Alexa...
EURODAC
1995
IEEE
107views VHDL» more  EURODAC 1995»
13 years 8 months ago
A backplane approach for cosimulation in high-level system specification environments
S. Schmerler, Y. Tanurhan, Klaus D. Müller-Gl...
EURODAC
1995
IEEE
150views VHDL» more  EURODAC 1995»
13 years 8 months ago
A reuse scenario for the VHDL-based hardware design flow
Viktor Preis, Renate Henftling, Markus Schütz...