Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

15

EURODAC
1995
IEEE

favoriteEmaildiscussreport

155views VHDL» more EURODAC 1995»

Design and use of a system-level specification and verification methodology

13 years 8 months ago

Design and use of a system-level specification and verification methodology

Download www.cs.york.ac.uk

M. M. Kamal Hashmi, Alistair C. Bruce

Real-time Traffic

EURODAC 1995 | VHDL |

claim paper

Related Content

» Statistical approach in a system level methodology to deal with process variation

» SystemLevel Modeling and Verification a Comprehensive Design Methodology

» Software Synthesis for System Level Design Using Process Execution Trees

» Automated Synthesis of Assertion Monitors using Visual Specifications

» A Virtual Prototype for Bluetooth over Ultra Wide Band System Level Design

» Utilizing Formal Assertions for System Design of Network Processors

» Power Monitors A Framework for SystemLevel Power Estimation Using Heterogeneous Power Mode...

» An MPEG2 decoder case study as a driver for a system level design methodology

» A system level design methodology for the optimization of heterogeneous multiprocessors

Post Info
More Details (n/a)

Added	26 Aug 2010
Updated	26 Aug 2010
Type	Conference
Year	1995
Where	EURODAC
Authors	M. M. Kamal Hashmi, Alistair C. Bruce

Comments (0)