Sciweavers

37 search results - page 2 / 8
» isqed 2003
Sort
View
ISQED
2003
IEEE
87views Hardware» more  ISQED 2003»
13 years 10 months ago
Coupled Simulation of Circuit and Piezoelectric Laminates
In this paper, an algorithm for the coupled simulation of circuit and piezoelectric laminate devices is presented. A finite element solver for piezoelectric laminates is included ...
Chenggang Xu, Terri S. Fiez, Kartikeya Mayaram
ISQED
2003
IEEE
116views Hardware» more  ISQED 2003»
13 years 10 months ago
Analyzing Statistical Timing Behavior of Coupled Interconnects Using Quadratic Delay Change Characteristics
With continuing scaling of CMOS process, process variations in the form of die-to-die and within-die variations become significant which cause timing uncertainty. This paper prop...
Tom Chen, Amjad Hajjar
ISQED
2003
IEEE
104views Hardware» more  ISQED 2003»
13 years 10 months ago
Comparative Assessment of Adaptive Body-Bias SOI Pass-Transistor Logic
We present a silicon-on-insulator (SOI) pass-transistor logic (PTL) gate with an active body bias control circuit and compare the proposed PTL gate with other types of PTL gates w...
Geun Rae Cho, Tom Chen
ISQED
2003
IEEE
85views Hardware» more  ISQED 2003»
13 years 10 months ago
PDL: A New Physical Synthesis Methodology
In this paper, we propose a new physical synthesis methodology, PDL, which relaxes the timing constraints to obtain best optimality in terms of layout quality and timing quality. ...
Toshiyuki Shibuya, Rajeev Murgai, Tadashi Konno, K...
ISQED
2003
IEEE
104views Hardware» more  ISQED 2003»
13 years 10 months ago
On-Chip Interconnect Inductance - Friend or Foe (Invited)
Inductance associated with on-chip wires can no longer be ignored as chip operation frequencies increase into GHz regime. Because the magnetic field propagates a very long range, ...
S. Simon Wong, C. Patrick Yue, Richard Chang, So-Y...