Sciweavers

22 search results - page 5 / 5
» isvlsi 2007
Sort
View
ISVLSI
2007
IEEE
184views VLSI» more  ISVLSI 2007»
13 years 11 months ago
Activity-Aware Registers Placement for Low Power Gated Clock Tree Construction
As power consumption of the clock tree dominates over 40% of the total power in modern high performance VLSI designs, measures must be taken to keep it under control. One of the m...
Weixiang Shen, Yici Cai, Xianlong Hong, Jiang Hu
ISVLSI
2007
IEEE
150views VLSI» more  ISVLSI 2007»
13 years 11 months ago
Minimum-Congestion Placement for Y-interconnects: Some studies and observations
— Y -interconnects for VLSI chips are based on the use of global and semi-global wiring in only 0◦ , 60◦ , and 120◦ . Though X-interconnects are fast replacing the traditio...
Tuhina Samanta, Prasun Ghosal, Hafizur Rahaman, Pa...