Sciweavers

14 search results - page 2 / 3
» itc 1996
Sort
View
ITC
1996
IEEE
83views Hardware» more  ITC 1996»
13 years 9 months ago
Test Generation for Global Delay Faults
This paper describes test generation for delay faults caused by global process disturbances. The structural and spatial correlation between path delays is used to reduce the numbe...
G. M. Luong, D. M. H. Walker
ITC
1996
IEEE
99views Hardware» more  ITC 1996»
13 years 9 months ago
Detecting Delay Flaws by Very-Low-Voltage Testing
The detectability of delay flaws can be improved by testing CMOS IC's with a very low supply voltage -between 2 and 2.5 times the threshold voltage Vt of the transistors. A d...
Jonathan T.-Y. Chang, Edward J. McCluskey
ITC
1996
IEEE
107views Hardware» more  ITC 1996»
13 years 9 months ago
Digital Integrated Circuit Testing using Transient Signal Analysis
A novel approach to testing CMOS digital circuits is presented that is based on an analysis of IDD switching transients on the supply rails and voltage transients at selected test...
James F. Plusquellic, Donald M. Chiarulli, Steven ...
ITC
1996
IEEE
123views Hardware» more  ITC 1996»
13 years 9 months ago
IDDQ Test: Sensitivity Analysis of Scaling
While technology is changing the face of the world, it itself is changing by leaps and bounds; there is a continuing trend to put more functionality on the same piece of silicon. ...
Thomas W. Williams, Robert H. Dennard, Rohit Kapur...
ITC
1996
IEEE
96views Hardware» more  ITC 1996»
13 years 9 months ago
Analysis and Detection of Timing Failures in an Experimental Test Chip
A 25k gate Test Chip was designed and manufactured to evaluate different test methods for scan-designed circuits. The design of the chip, the experiment, and preliminary experimen...
Piero Franco, Siyad C. Ma, Jonathan Chang, Yi-Chin...