Sciweavers

25 search results - page 4 / 5
» itc 2002
Sort
View
ITC
2002
IEEE
81views Hardware» more  ITC 2002»
13 years 10 months ago
Design Rewiring Using ATPG
—Logic optimization is the step of the very large scale integration (VLSI) design cycle where the designer performs modifications on a design to satisfy different constraints suc...
Andreas G. Veneris, Magdy S. Abadir, Mandana Amiri
ITC
2002
IEEE
112views Hardware» more  ITC 2002»
13 years 10 months ago
Multiplets, Models, and the Search for Meaning: Improving Per-Test Fault Diagnosis
The advantage to “one test at a time” fault diagnosis is its ability to implicate the components of complicated defect behaviors. The disadvantage is the large size and opacit...
David B. Lavo, Ismed Hartanto, Tracy Larrabee
ITC
2002
IEEE
86views Hardware» more  ITC 2002»
13 years 10 months ago
Incremental Diagnosis of Multiple Open-Interconnects
With increasing chip interconnect distances, openinterconnect is becoming an important defect. The main challenge with open-interconnects stems from its non-deterministic real-lif...
Jiang Brandon Liu, Andreas G. Veneris, Hiroshi Tak...
ITC
2002
IEEE
143views Hardware» more  ITC 2002»
13 years 10 months ago
BIST-Based Diagnosis of FPGA Interconnect
: We present a Built-In Self-Test (BIST)-based diagnostic approach for the programmable interconnect resources in Field Programmable Gate Arrays (FPGAs) that can be used for either...
Charles E. Stroud, Jeremy Nall, Matthew Lashinsky,...
ITC
2002
IEEE
99views Hardware» more  ITC 2002»
13 years 10 months ago
An Embedded Core for Sub-Picosecond Timing Measurements
The continued market demand for GHz processors and high-capacity communication systems results in an increasing number of low-cost high volume ICs with multi-GHz clocks and/or mul...
Sassan Tabatabaei, André Ivanov