Sciweavers

7 search results - page 1 / 2
» uComplexity: Estimating Processor Design Effort
Sort
View
MICRO
2005
IEEE
99views Hardware» more  MICRO 2005»
13 years 10 months ago
uComplexity: Estimating Processor Design Effort
Cyrus Bazeghi, Francisco J. Mesa-Martinez, Jose Re...
CODES
2008
IEEE
13 years 4 months ago
Methodology for multi-granularity embedded processor power model generation for an ESL design flow
With power becoming a major constraint for multi-processor embedded systems, it is becoming important for designers to characterize and model processor power dissipation. It is cr...
Young-Hwan Park, Sudeep Pasricha, Fadi J. Kurdahi,...
IESS
2009
Springer
182views Hardware» more  IESS 2009»
13 years 2 months ago
Modeling Cache Effects at the Transaction Level
Abstract. Embedded system design complexities are growing exponentially. Demand has increased for modeling techniques that can provide both accurate measurements of delay and fast ...
Ardavan Pedram, David Craven, Andreas Gerstlauer
SAMOS
2005
Springer
13 years 10 months ago
Micro-architecture Performance Estimation by Formula
An analytical performance model for out of order issue superscalar micro-processors is presented. This model quantifies the performance impacts of micro-architecture design option...
Lucanus J. Simonson, Lei He
VLSISP
2011
358views Database» more  VLSISP 2011»
12 years 11 months ago
Accelerating Machine-Learning Algorithms on FPGAs using Pattern-Based Decomposition
Machine-learning algorithms are employed in a wide variety of applications to extract useful information from data sets, and many are known to suffer from superlinear increases in ...
Karthik Nagarajan, Brian Holland, Alan D. George, ...