Sciweavers

TCAD
2008
215views more  TCAD 2008»
13 years 4 months ago
Total Energy Minimization of Real-Time Tasks in an On-Chip Multiprocessor Using Dynamic Voltage Scaling Efficiency Metric
Abstract--This paper proposes an algorithm that provides both dynamic voltage scaling and power shutdown to minimize the total energy consumption of an application executed on an o...
Hyunjin Kim, Hyejeong Hong, Hong-Sik Kim, Jin-Ho A...
PACS
2000
Springer
110views Hardware» more  PACS 2000»
13 years 8 months ago
Compiler-Directed Dynamic Frequency and Voltage Scheduling
Dynamic voltage and frequency scaling has been identified as one of the most effective ways to reduce power dissipation. This paper discusses a compilation strategy that identifies...
Chung-Hsing Hsu, Ulrich Kremer, Michael S. Hsiao
ISCAS
2006
IEEE
119views Hardware» more  ISCAS 2006»
13 years 10 months ago
Localized microarchitecture-level voltage management
— Diminishing voltage margins, coupled with power and temperature constraints, call for microarchitecture-level runtime mechanisms for voltage control. This paper describes a loc...
YongKang Zhu, David H. Albonesi
ICCAD
2004
IEEE
125views Hardware» more  ICCAD 2004»
14 years 1 months ago
Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems
In this paper, we propose a new technique for the combined voltage scaling of processors and communication links, taking into account dynamic as well as leakage power consumption....
Alexandru Andrei, Marcus T. Schmitz, Petru Eles, Z...
DAC
2004
ACM
14 years 5 months ago
Theoretical and practical limits of dynamic voltage scaling
Bo Zhai, David Blaauw, Dennis Sylvester, Kriszti&a...