Sciweavers

MICRO
2010
IEEE
156views Hardware» more  MICRO 2010»
13 years 3 months ago
Explicit Communication and Synchronization in SARC
SARC merges cache controller and network interface functions by relying on a single hardware primitive: each access checks the tag and the state of the addressed line for possible...
Manolis Katevenis, Vassilis Papaefstathiou, Stamat...
SC
1995
ACM
13 years 8 months ago
Architectural Mechanisms for Explicit Communication in Shared Memory Multiprocessors
The goal of this work is to explore architectural mechanisms for supporting explicit communication in cachecoherent shared memory multiprocessors. The motivation stems from the ob...
Umakishore Ramachandran, Gautam Shah, Anand Sivasu...
ASPDAC
2007
ACM
123views Hardware» more  ASPDAC 2007»
13 years 8 months ago
Creating Explicit Communication in SoC Models Using Interactive Re-Coding
Communication exploration has become a critical step during SoC design. Researchers in the CAD community have proposed fast and efficient techniques for comprehensive design space ...
Pramod Chandraiah, Junyu Peng, Rainer Dömer
IROS
2006
IEEE
112views Robotics» more  IROS 2006»
13 years 10 months ago
Multi-robot Aggregation Strategies with Limited Communication
– The limited power, low radio range, and an ever changing environment make the ability to explicitly communicate between multi-robots decreases in a searching task. When this ha...
Yan Meng, Jeffrey V. Nickerson, Jing Gan