Sciweavers

ISCAS
2006
IEEE
102views Hardware» more  ISCAS 2006»
13 years 10 months ago
A low power merge cell processor for real-time spike sorting in implantable neural prostheses
Extremely low power consumption is the critical constraint for designing implantable neural decoders that inter- Desired face directly with the nervous system. Typically a system w...
M. D. Linderman, T. H. Meng