Sciweavers

Share
warning: Creating default object from empty value in /var/www/modules/taxonomy/taxonomy.module on line 1416.
ISLPED
2004
ACM
70views Hardware» more  ISLPED 2004»
10 years 6 months ago
A way-halting cache for low-energy high-performance systems
Chuanjun Zhang, Frank Vahid, Jun Yang 0002, Walid ...
ISLPED
2004
ACM
118views Hardware» more  ISLPED 2004»
10 years 6 months ago
On optimality of adiabatic switching in MOS energy-recovery circuit
The principle of adiabatic switching in conventional energyrecovery adiabatic circuit is generally explained in literature with the help of the rudimentary RC circuit driven by a ...
Baohua Wang, Pinaki Mazumder
ISLPED
2004
ACM
97views Hardware» more  ISLPED 2004»
10 years 6 months ago
A low-power rail-to-rail 6-bit flash ADC based on a novel complementary average-value approach
In this paper, a 6-bit 300-MSample/s(MS/s) flash analog-to-digital converter (ADC) with a novel complementary average-value (CAV) approach is proposed. Input signal is pre-process...
Hui-Chin Tseng, Hsin-Hung Ou, Chi-Sheng Lin, Bin-D...
ISLPED
2004
ACM
149views Hardware» more  ISLPED 2004»
10 years 6 months ago
Creating a power-aware structured ASIC
In an attempt to enable the cost-effective production of lowand mid-volume application-specific chips, researchers have proposed a number of so-called structured ASIC architectur...
R. Reed Taylor, Herman Schmit
ISLPED
2004
ACM
153views Hardware» more  ISLPED 2004»
10 years 6 months ago
Any-time probabilistic switching model using bayesian networks
Modeling and estimation of switching activities remain to be important problems in low-power design and fault analysis. A probabilistic Bayesian Network based switching model can ...
Shiva Shankar Ramani, Sanjukta Bhanja
ISLPED
2004
ACM
99views Hardware» more  ISLPED 2004»
10 years 6 months ago
Dynamic power management for streaming data
—This paper presents a method that uses data buffers to create long periods of idleness to exploit power management. This method considers the power consumed by the buffers and a...
Nathaniel Pettis, Le Cai, Yung-Hsiang Lu
ISLPED
2004
ACM
137views Hardware» more  ISLPED 2004»
10 years 6 months ago
Location cache: a low-power L2 cache system
While set-associative caches incur fewer misses than directmapped caches, they typically have slower hit times and higher power consumption, when multiple tag and data banks are p...
Rui Min, Wen-Ben Jone, Yiming Hu
ISLPED
2004
ACM
124views Hardware» more  ISLPED 2004»
10 years 6 months ago
Application adaptive energy efficient clustered architectures
As clock frequency and die area increase, achieving energy efficiency, while distributing a low skew, global clock signal becomes increasingly difficult. Challenges imposed by dee...
Diana Marculescu
ISLPED
2004
ACM
90views Hardware» more  ISLPED 2004»
10 years 6 months ago
Design and implementation of correlating caches
Arindam Mallik, Matthew C. Wildrick, Gokhan Memik
books