Sciweavers

ISPD
1998
ACM
99views Hardware» more  ISPD 1998»
13 years 8 months ago
New efficient algorithms for computing effective capacitance
We describe a novel iterationless approach for computing the effective capacitance of an interconnect load at a driving gate output. Our new approach is considerably faster than p...
Andrew B. Kahng, Sudhakar Muddu
ISPD
1998
ACM
93views Hardware» more  ISPD 1998»
13 years 9 months ago
Rectilinear block placement using sequence-pair
With the recent advent of deep sub-micron technology and new packaging schemes such as Multi-Chip Modules(MCMs), integrated circuit components are often not rectangular. Most exis...
Jin Xu, Pei-Ning Guo, Chung-Kuan Cheng
ISPD
1998
ACM
110views Hardware» more  ISPD 1998»
13 years 9 months ago
Performance-driven soft-macro clustering and placement by preserving HDL design hierarchy
In this paper, we present a performance-driven softmacro clustering and placement method which preserves HDL design hierarchy to guide the soft-macro placement process. We also pr...
Hsiao-Pin Su, Allen C.-H. Wu, Youn-Long Lin
ISPD
1998
ACM
111views Hardware» more  ISPD 1998»
13 years 9 months ago
A pattern matching algorithm for verification and analysis of very large IC layouts
We propose a simple, isometry invariant pattern matching algorithm for an effective data reduction useful in layout-related data processing of very complex IC designs. The repeata...
Mariusz Niewczas, Wojciech Maly, Andrzej J. Strojw...
ISPD
1998
ACM
244views Hardware» more  ISPD 1998»
13 years 9 months ago
Analysis, reduction and avoidance of crosstalk on VLSI chips
As chip size and design density increase, coupling effects (crosstalk) between signal wires become increasingly critical to on–chip timing and even functionality. A method is pr...
Tilmann Stöhr, Markus Alt, Asmus Hetzel, J&uu...
ISPD
1998
ACM
89views Hardware» more  ISPD 1998»
13 years 9 months ago
Timing metrics for physical design of deep submicron technologies
Performance-driven physical design is becoming more important as advances in IC technologies enable gigahertz operating frequencies. These same IC technologies, however, exhibit d...
Lawrence T. Pileggi
ISPD
1998
ACM
94views Hardware» more  ISPD 1998»
13 years 9 months ago
A layout approach to monolithic microwave IC
Akira Nagao, Takashi Kambe, Isao Shirakawa
ISPD
1998
ACM
107views Hardware» more  ISPD 1998»
13 years 9 months ago
Sequence-pair based placement method for hard/soft/pre-placed modules
This paper proposes a placement method for a mixed set of hard, soft, and pre-placed modules, based on a placement topology representation called sequence-pair. Under one sequence...
Hiroshi Murata, Ernest S. Kuh
ISPD
1998
ACM
128views Hardware» more  ISPD 1998»
13 years 9 months ago
Topology constrained rectilinear block packing for layout reuse
In this paper, we formulate the problem of topology constrained rectilinear block packing in layout reuse. A speci c class of rectilinear shaped blocks, ordered convex rectilinear...
Maggie Zhiwei Kang, Wayne Wei-Ming Dai
ISPD
1998
ACM
89views Hardware» more  ISPD 1998»
13 years 9 months ago
Filling and slotting: analysis and algorithms
In very deep-submicron VLSI, certain manufacturing steps – notably optical exposure, resist development and etch, chemical vapor deposition and chemical-mechanical polishing (CM...
Andrew B. Kahng, Gabriel Robins, Anish Singh, Huij...