CHES   2003 International Workshop on Cryptographic Hardware and Embedded Systems
Wall of Fame | Most Viewed CHES-2003 Paper
247views Cryptology» more  CHES 2003»
11 years 10 months ago
Very Compact FPGA Implementation of the AES Algorithm
Abstract. In this paper a compact FPGA architecture for the AES algorithm with 128-bit key targeted for low-cost embedded applications is presented. Encryption, decryption and key ...
Pawel Chodowiec, Kris Gaj
Disclaimer and Copyright Notice
Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.
1Download preprint from source247
2Download preprint from source151
3Download preprint from source149
4Download preprint from source146
5Download preprint from source146
6Download preprint from source145
7Download preprint from source135
8Download preprint from source119
9Download preprint from source115
10Download preprint from source115
11Download preprint from source114
12Download preprint from source106
13Download preprint from source104
14Download preprint from source100
15Download preprint from source100
16Download preprint from source100
17Download preprint from source97
18Download preprint from source88